Evaluation of data flow experiments in the IPNoSys NoC
نویسندگان
چکیده
This work is devoted to the study of a network on chip [3] model: IPNoSys (Integrated On-chip Network Processing System), having as main objective to obtain an optimal configuration of the network, comparing performance and power consumption. In this work, the platform IPNoSys shall be subject to execution of a set of synchronous dataflow generic applications. The term “generic” means that they have no real application, being in fact a set of arithmetic instructions. This approach will ensure a greater test coverage. The aim is to obtain results which provide an ideal setting for IPNoSys network components, regarding to the processing of applications which give us a known and constant data stream.
منابع مشابه
Operating System Support for IPNoSys
The IPNoSys is an architecture that exploits the advantages of NoCs as parallel communication, reusability and scalability to transform the routers in processing elements building a packet-driven architecture that processing while routing the packets. This represents a paradigm break of traditional NoC-based MPSoC systems, which there is the separation between computation and communication. Wit...
متن کاملNon-Blocking Routers Design Based on West First Routing Algorithm & MZI Switches for Photonic NoC
For the first time, the 4- and 5-port optical routers are designed by using the West First routing algorithm for use in optical network on chip. The use of the WF algorithm has made the designed routers to provide non-blocking routing in photonic network on chip. These routers not only are based on high speed Mach-Zehnder switches(Which have a higher bandwidth and more thermal tolerance than mi...
متن کاملA Parameterizable NoC Router for FPGAs
The Network-on-Chip (NoC) approach for designing (System-on-Chip) SoCs is currently used for overcoming the scalability and efficiency problems of traditional on-chip interconnection schemes, such as shared buses and point-to-point links. NoC design draws on concepts from computer networks to interconnect Intellectual Property (IP) cores in a structured and scalable way, promoting design re-use...
متن کاملTask mapping and mesh topology exploration for an FPGA-based network on chip
Task mapping strategies on NoC (Network-onChip) have a huge impact on the timing performance and power consumption. So does the topology. In this paper, we describe the exploration flow of task mapping algorithms using different NoC mesh shapes. The flow is used to evaluate timing and energy consumption based on a NoC emulation platform. It is open to any task mapping algorithms and to any shap...
متن کاملQuantitative comparison of performance analysis techniques for modular and generic network-on-chip
NoC-specific parameters feature a huge impact on performance and implementation costs of NoC. Hence, performance and cost evaluation of these parameter-dependent NoC is crucial in different design-stages but the requirements on performance analysis differ from stage to stage. In an early design-stage an analysis technique featuring reduced complexity and limited accuracy can be applied, whereas...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2012